# **FPGA Implementation of Multiplierless DCT/IDCT Chip**

Dr. Ahlam Fadhil Mahmood Computer Engineering Department University of Mosul ahlam.mahmood@gmail.com Abdulkreem Mohameed Salih Computer Engineering Department University of Mosul abdlat 1986@yahoo.com

### Abstract

The advance of mobile electronics technology has produced handheld appliances allowing both wireless voice and data communications. One of the most important operations in the realm of digital signal and image processing is the 2-D Discrete Cosine Transform. This paper presents a multiplierless two dimensional Discrete Cosine Transform/Inverse Discrete Cosine Transform (DCT/IDCT) based on the transpose method. In this method the 2-D DCT is obtained by taking two 1-D DCTs in series. The input data is first divided into NxN blocks and the row-wise 1-D DCT of each block is taken, the intermediate transposition is then determined and a column-wise 1-D DCT is ascertained which gives the 2-D DCT of the data. The hardware implementation is parallel, pipelined and decomposed the coefficients matrix into four power of two term(i.e:16) to perform shift and add operations instead of multipliers(i.e 16); it costs only 1,443 slice , and runs at maximum frequency of 82.8 MHz with a very high process throughput of 991.2 Megabits/sec when synthesized onto Spartan3-E XC3S500 FPGA device. The proposed 2-D DCT/IDCT design achieving the most demanding real-time requirements of CODEC standardized frame resolutions and rates.

Keywords: DCT; IDCT; FPGA; Mutilplierless; Image Processing.

تنفيذ رقاقة لدالة تحويل الجيب تمام المتقطع ومعكوسة بلا ضارب

عبد الكريم محمد صالح قسم هندسة حاسبات جامعة الموصل abdlat 1986@yahoo.com د.أحلام فاضل محمود قسم هندسة حاسبات جامعة الموصل ahlam.mahmood@gmail.com

الملخص

أنتجَ تقدَمُ تقنيةِ الإلكترونياتِ النقَّالةِ عددِ من التطبيقات أصبحت في متناول اليد أتاحت الاتصالات اللاسلكي ونقل البياناتِ. أحدى أهم العملياتِ في عالم الإشارةِ الرقميةِ ومعالجة الصورةِ تحويل الجيبِ تمام المقطع ثنائي البعد. هذه الورقة تقدم معمارية تحويل الجيب تمام المتقطع ثنائي البعد ومعكوسة بلا ضارب مستندة على طريقة البعد الواحد. أذا يتم حساب تحويل ذي البعدين بتطبيق تحويل البعد الواحد على كل سطر وخزن الناتج ثم تنفيذ الخوارزمية مرة أخرى لكل عامود. التنفيذ العملي أستخدم كل من المعالجة المتوازية وتقنية خط الأنابيب مع تحليل معاملات مصفوفة العوامل الى أربعة عناصر مرفوعة للأس أنثين لكي تنجز باستخدام الإزاحة والإضافة بدل الضارب ; كلف 1443 قطعة فقط ، ويعمل على تردد 82.8 ميغاهيرتز كحد أقصى مع إنتاجية عالية جدا 291.2 ميغابت / ثانية عند توليفها على جهاز -Spartan3. التصميم المقترح ينجز تطبيقات الزمن الحقيقي لجميع الاطارات القياسية .

Accepted: 18 - 10 - 2010

Received: 27 – 4 - 2010



#### Vol.19

No.4

#### **1. Introduction**

The discrete cosine transform (DCT), proposed by Ahmed *et al.* in 1974 [1], has become an increasingly important tool for image, audio filters and video signal processing applications due to its utility and its adoption in standards such as Joint Photographic Experts Group (JPEG), Moving Picture Experts Group (MPEG), and CCITT H.261 [2]–[4]. DCT is also playing an important role in digital watermarking[5]. Compared with other orthogonal transforms, the performance of the DCT is very similar to the optimal Karhunen–Loeve transform (KLT) for highly correlated data [6].

To meet the real-time audio, image and video processing requirement, DCT and inverse DCT (IDCT) are needed[7]. There are various algorithms for computation of Discrete Transforms that have been developed over the years [4]-[8]. The 2D DCT is computationally intensive and as such there is a great demand for high speed, high throughput and short latency computing architectures.

There are three dominant paradigms in the implementation of 2-D DCT/IDCT: software, DSP and hardware. The BISON Configurable Digital Signal Processor(BCDSP) architecture uses multiple memories, few instructions, and a special pipelined floating point arithmetic function core presented in[8]. Tian-Sheuan Changand Chein-Wei Jen proposed a cost-effective processor core design for 2-D DCT/IDCT using the fast algorithm to reduce the computation, the DA formulation for higher precision, and the subexpression sharing for lower hardware cost and fewer computation cycles[9].

Due to its high flexibility, low cost, and fast development time, FPGAs have been widely used as a common platform for hardware implementation. Nowadays many researchers [10]-[12] focused on the use of FPGA as one of the ideal platforms to DCT, IDCT hardware implementation. Many 2-D DCT/IDCT algorithms have been proposed to achieve reduction of the computational complexity and thus increase the operational speed and throughput[10]-[14].

Multiplierless architectures, such as distributed arithmetic (DA), new DA (NEDA), coordinate rotation digital computer (CORDIC) and integer DCT (intDCT), are widely used for its VLSI realization because of improvements in speed, area overhead and power consumption [13]. Other researchers [14]-[15] are based on butterfly coding schemes. Although many DCT/IDCT cores are available, speed, power and area are still important issues in the development of these components.

The rest of the paper is organized as follows. In Section 2, background concerning the DCT algorithm . Mathematical basis of inverse discrete cosine transform algorithm is briefly discussed in section 3. Section 4, a description of the design environment and its design flow are given. In Section 4.1, synthesis and measured performance results are presented . This is followed in Section 4.2 with a discussion of the experimental results and conclusions are drawn in last section.

### 2. Discrete Cosine Transform Algorithm

The N-point 1-D DCT is defined as[11]:

$$Y(m) = \left(\frac{1}{\sqrt{N}}\right) \sum_{n=0}^{N-1} \sqrt{2} k_m \cos\left[\frac{(2n+1)m\pi}{2N}\right] \cdot x(n) \qquad \dots \dots \dots (1)$$
  
Where m=0, \dots, N-1.  $k_m = \frac{1}{\sqrt{2}}$  for m=0, and  $k_m = 1$  for m>0

The M×N point 2-D DCT is defined as :

Where u=0,...,M-1, v=0,....N-1,  $C(k)=\frac{1}{\sqrt{2}}$  for k=0 and C(k)=1 for k>0.

The separability property of the DCT, has an advantage that Z(u, v) can be computed in two successive steps, 1-D operations on rows and columns of an image block and then calculate the 2D-

DCT as shown in figure 1. Using this property equation (2), becomes as the following equation (3).

$$=\frac{1}{\sqrt{M}}\sum_{m=0}^{M-1}\sqrt{2}C(u).\cos\left[\frac{(2m+1)u\pi}{2M}\right]\left\{\frac{1}{\sqrt{N}}\sum_{n=0}^{N-1}\sqrt{2}C(v).\cos\left[\frac{(2n+1)v\pi}{2N}\right].x(m,n)\right\}....(3)$$

This separated transformation can also be expressed in matrix notation

$$Z = TY^T , Y = TX^T$$
 .....(4)

Which T is an N×N matrix whose basis vectors are sampled cosines, defined as

Where A=cos $(\frac{\pi}{4})$ , B=cos $(\frac{\pi}{8})$ , C=sin $(\frac{\pi}{8})$ , D=cos $(\frac{\pi}{16})$ , E=cos $(\frac{3\pi}{16})$ , F=sin $(\frac{3\pi}{16})$ , G=sin $(\frac{\pi}{16})$ .

The  $(8\times1)1$ -D DCT is given by equation 4, where X(0) to X(7) represent the 8 data elements. In this implementation it needs the use of 64 multipliers, 56 adders, and one shifters that performs arithmetic right shifts to divide by 2. This matrix can be further simplify ed to reduce the number of multipliers and adders[12]. This reduces the number of multipliers to 32 from 64 and adders to 24 from 56. This substantially reduces the power consumption. So 1-D DCT can be further decomposed to obtain fast algorithm as follows.

Al-	Al-Rafidain Engineering						Vol.19		No.4	Augu	ıst 2011
(Y(0))		A	А	А	А	0	0	0	0	$\left( X(0) + X(7) \right)$	
Y(2)		В	С	-C	-B	0	0	0	0	X(1)+X(6)	
Y(4)		А	-A	-A	А	0	0	0	0	X(2)+X(5)	
Y(6)	1	С	-B	В	-C	0	0	0	0	X(3)+X(4)	(6)
Y(1)	$=\frac{1}{2}$	0	0	0	0	D	Е	F	G	X(0)-X(7)	
Y(3)		0	0	0	0	Е	-G	-D	-F	X(1)-X(6)	
Y(5)		0	0	0	0	F	-D	G	E	X(2)-X(5)	
Y(7)		0	0	0	0	G	-F	Е	-D	X(3)-X(4)	

As a result, the separable 2-D DCT computation can be obtained by using 1-D DCT computations as follows[11].

# 3. Inverse Two-Dimension Cosine Transform algorithm

Similarity, a separable M×N point 2-D IDCT can be obtained, which is given by

$$\mathbf{x}(\mathbf{m},\mathbf{n}) = \frac{2C(u)C(v)}{\sqrt{M.N}} \sum_{u=0}^{M-1} \sum_{v=0}^{N-1} \mathbf{z}(u,v) \cdot \cos\left[\frac{(2m+1)u\pi}{2M}\right] \cdot \cos\left[\frac{(2n+1)v\pi}{2N}\right] \qquad \dots \dots (8)$$
Where u=0,....,M-1, v=0,....N-1, C(k)= $\frac{1}{\sqrt{2}}$  for k=0 and C(k)=1 for k>0
$$\begin{pmatrix} X''(0) \\ X''(1) \\ X'''(2) \\ X''(3) \\ X''(4) \\ X''(5) \\ X''(6) \\ X''(7) \end{pmatrix} = 2x \begin{pmatrix} A & A & A & A & 0 & 0 & 0 & 0 & -1 \\ B & C & -C & -B & 0 & 0 & 0 & 0 & 0 \\ B & C & -C & -B & 0 & 0 & 0 & 0 & 0 \\ A & -A & -A & A & 0 & 0 & 0 & 0 & 0 \\ C & -B & B & -C & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & D & E & F & G & 0 \\ 0 & 0 & 0 & 0 & D & E & F & G & 0 \\ 0 & 0 & 0 & 0 & F & -D & G & E & 0 \\ 0 & 0 & 0 & 0 & 0 & F & -D & G & E & 0 \\ 0 & 0 & 0 & 0 & 0 & G & -F & E & -D \end{pmatrix} \begin{pmatrix} Y(0) \\ Y(1) \\ Y(2) \\ Y(3) \\ Y(4) \\ Y(5) \\ Y(6) \\ Y(7) \end{pmatrix}$$

Where X(0) = [X''(0) + X''(4)]/2, X(1) = [X''(1) + X''(5)]/2, X(2) = [X''(2) + X''(6)]/2, X(3) = [X''(3) + X''(7)]/2, X(4) = [X''(3) - X''(7)]/2, X(5) = [X''(2) - X''(6)]/2X(6) = [X''(1) - X''(5)]/2, X(7) = [X''(0) - X''(4)]/2.



Thus the 2D IDCT computation using 1-D IDCT computations is as follows.

2-D IDCT(z)=1-D IDCT( $(1-D IDCT(z))^{T}$ )

.....(10)

In which  $x = T^{t}ZT$ ,  $Y = T^{t}Z^{t}$ , and therefore

 $x = T^T Y^T$ 

#### 4. The Proposed 2-D DCT and IDCT Architectures

A commonly used approach to construct 2-D DCT/IDCT is the row-column decomposition method. The decomposition performs a row-wise 1-D transform followed by another column wise 1-D transform with the intermediate transposition, as shown in fig.1. This decomposition approach has two advantages. First, the computational complexity is significantly reduced. Second, the original 1-D DCT can be easily replaced by different DCT algorithms.




Fig. 1: Row-column decomposition method.

The proposed architecture targets power efficiency by minimizing the number of arithmetic operations as well as they combine the two transformation in same design. The proposed 1-D DCT/IDCT using fast method written in equation 6 which organize the coefficient matrix needing four multiply operations only instead of eight by toggle flip flop that add or subtract X(n) with X(N-1-n). By this approach vector processing using parallel four multipliers be enough to implement 1D-DCT/IDCT, the following point record the operations of the proposed architecture:

- 1. Convert the input signal from serial form to parallel using eight shift register shown in fig. 2, this step take eight clock cycles.
- Rearrange the input element from X(0) to X(7) using toggle flip flop to add X(n) +X(N-1-n), then subtract it in the DCT unit and use X(n),,,X(N/2-1) and X(N/2) to X(N-1) in the IDCT unit to reduce the multiplier element into half. This step takes two clock cycles.
- 3. Add or Subtract, this control is achieved by using a simple toggle flip-flop with the output toggling High or Low to select an adder or a subtractor in the DCT unit, it takes one clock cycle.






Fig. 2 : Serial to Parallel Converter.




Fig. 3: The Proposed Block Diagram 2-D



- 4. The output of the adder/subtractor is fed into a multiplier element , the constant coefficient multiplication values are stored in a ROM and fed into the second input of the multiplier, it takes one clock .
- 5. The outputs of the four multipliers are added together resulting in the intermediate coefficients.
- 6. The intermediate coefficients are stored in a RAM. The values stored in the intermediate RAM are read out one column at a time. This is the input for the second stage, it takes 64 clock to store all 1-D DCT/IDCT elements.
- 7. Two transpose buffer memory are used RAM1 and RAM2 to synchronous the procedure in pipeline miner, after 64 locations are written into, RAM1 goes into read mode and RAM2 goes into write mode. The cycle then repeats by signal generated from control unit.
- 8. The first DCT/IDCT coefficient appears at the output of the RAM1 after 16+64 clock cycles. So the 2<sup>nd</sup> DCT/IDCT operation starts after 80 clock cycles. After 94 clock cycles first output will be obtained then one sample at each clock can be taken. The proposed block diagram is illustrated in Fig. 3.

# 4.1 VHDL Synthesis Results

The 2-D DCT architecture was described in VHDL .Synthesis results for 8×8-points DCT and IDCT units are included in Table 1. These results indicate that the Xilinx FPGA implementations of DCT/IDCT can process higher numbers of frames per time unit. This VHDL was synthesized into an XC3S500 Spartan3-E FPGA. The resulted VHDL simulation of forward and invert transform of the DCT , IDCT algorithms are shown in Fig. 4 and Fig. 5 respectively. The arranged architecture has the latency of 94 clock cycles for DCT choose , and 101 for IDCT.

No. of Slices	1396 out of 4656 30%
No. of Slice Flip Flops	1540 out of 9312 16%
No. of 4 input LUTs	2423 out of 9312 26%
No. of bonded IOBs	28 out of 232 12%
No.of MULT18X18SIOs	8 out of 20 40%
Number of GCLKs	1 out of 24 4%
Maximum Frequency	86 MHz

Table 1: Spartan3-E utilization summary for 2D –DCT/IDCT.






Fig.4: Simulation Screen-captured of the Forward DCT.

	X 10 @ 0 .				8800 PX		led22	💌 i 💡 i	1 6 9 4	1 A A A	191 00	
	74 74 8 28 1	: ±r	1 A M	۱ 🖬 I	🔄 🕨 🕅 1000 💌	ns 💌						
urces for: Behavioral Simulation 💌	Current Simulation Time: 2.4881e+06 ns		18500		19000 	1	19500	1	20000		20500	2100
UUT · F_DCT8	<b>O</b> I CLK	0										
testt (testt.tbw) UUT · idct · DCT_arc v	DCTADCT	1										
2001 AM - 001_00 4	Reset	0										
Sources 🦽 Snapshol 🌔 Libraries	o. start	1										
esses X	Data_in[11:0]	3						3				
.03503	Data_valid	1										
testt - testt	Data_out[11:0]				χ 107 χ 110	X 99	102	χ 105 χ 111	χ 91	58	X 84 X 79	( 90
- Call Rdy_out	🗖 😽 memory1a	8115B						8115B				
OCT_out1 [11:0]	memory2a	8hC7	876A	X 8h47	X 8m19 X 8m99	X 8hC7	8ħEA	X ShFE X Sh7E	X 816A	8h47	<u>(8119)</u> 81199	8hC7
- (idct_2d [7:0] - (dct_2d [11:0]	🗖 😽 memory3a	8ħB1	81131	871B1	X 8hF6	8hB1	8ħ31	8h76	X 8h31	8ħB1	81hF6	8hB1
-SICLK	memory4a	8ħ7E	81199	X STIFE	X 8hC7 X 8h47	81h7E	8119	X 8hEA X 8h64	X 81199	8ħFE	X 8hC7 X 8h47	8ħ7E
- MCS	🛚 😽 memory5a	8ħDB	81	DB	X 8759	X 81	DB	8115B	X 87	DB	8115B	8hDB
Bst	🗖 😽 тетогуба	81199	8hFE	X 8119	X 876A X 876A	X 81199	817E	X 8hC7 X 8h47	X 8hFE	X 8719	X 816A X 811EA	81199
<mark>311</mark> Rdy_in 30 Xin (7:0)	memory7a	8ħ76	8ħF6	X 8ħ76	X 8hB1	X 8h76	8ħF6	8h31	X 876	8176	8ħB1	8176
- RERIOD [31:0]	■ 😽 memory8a	8ħEA	8ħC7	X 816A	X STRE X STRE	X STIEA	81147	X 87199 X 87119	X 8hC7	X 876A	( 8hFE ( 8h7E )	(8hEA
- CYCLE - COFFSET [31:0] - UUT - idct - DCT_arc												

Fig.5: Simulation Screen-captured of the Inverse IDCT.

# 4.2 A Multiplierless DCT/IDCT Architecture

The discrete cosine transform is one of the most compute intensive parts in various image/video coding standards. Its computational burden is due to large numbers of multiplications and additions. Multiplierless architectures are widely used for its VLSI realization because of improvements in speed, area overhead and power consumption [6]-[13]. These advantages of multiplierless architectures are due to multiple constant multiplications using optimized shift-and-add operations instead of generic array multipliers. The iterative or overlapped additions in DCT multiplications improve the power efficiency due to the reduced number of arithmetic operations. CORDIC executes shift-and-add



iteratively to compute angle rotation and magnitude compensation. DA uses ROM memories where the partial sums of inputs are stored; the result is obtained by shifting-and-adding values stored in the ROMs. NEDA utilizes an adder array instead of ROMs to improve the area-efficiency.

Common subexpression elimination (CSE) is another efficient scheme to reduce the number of additions required to realize multiple multiplications. It is mainly applied to single-input/multiple-output operations such as finite impulse response filters (FIRs). Constant matrix multiplication (CMM) is being researched for the efficient hardware design of multiple-input/multiple-output operations targeting area and delay optimization. Byoung-II Kim and Sotirios G. Ziavras minimized arithmetic-operation redundancy , the DCT design focuses on Chen's factorization approach and the constant matrix multiplication (CMM) problem[13].

In this paper, the proposed architecture is designed to reduce the required additions/subtractions, the multiplier used in the 1-D DCT architecture was decomposed in shifts and adds as a way to minimize the hardware. Each DCT/IDCT Matrix coefficients can be decomposed in four power of two elements which stored in ROM memories, tabulated in table 2. The multiplierless DCT/IDCT design replace each multiplier shown in Fig.3 by circuit shown in Fig. 6. The new architecture shifts the input value by a factor fetched from the ROM then adds the four shifted term using one adder and two subtractors . The multiplierless architecture uses a three adder to perform it in one clock cycles same as the proposed multiplier architecture illustrated in Fig. 3. Saving 3 clock cycles when using three adder element shown in Fig. 6 b. In same manner a second ROM memory is used to store the shifted values of inverse DCT coefficients. This method difference than barrel shift that used to avoid multiplier where the coefficient (90)<sub>10</sub> represent in binary form(1011010)<sub>2</sub> and this need to six adders and ANDING operation with the value that multiplied with it, where as in the proposed architecture the coefficient(90)<sub>10</sub> need (one adder and two subtractors) without ANDING operations to perform multiply operation.

Coefficient	Decimal	New coefficient	<b>Binary form</b>	ROM Content
Α	0.7071	91	$2^6 + 2^5 - 2^2 - 2^1$	6,5,2,1
В	0.9238	118	$2^7 + 2^3 - 2^4 - 2^1$	7,3,4,1
С	0.3820	49	$2^6 + 2^1 - 2^4 - 2^1$	6,1,4,1
D	0.9238	126	$2^7 + 2^2 - 2^2 - 2^1$	7,2,2,1
E	0.8314	106	$2^7 + 2^1 - 2^4 - 2^3$	7,1,4,3
F	0.5555	71	$2^6 + 2^4 - 2^2 - 2^2$	6,4,2,2
G	0.1950	24.97	$2^5 + 2^2 - 2^2 - 2^3$	5,2,2,3

Table 2: ROM Contents of DCT/IDCT Coefficients.



**No.4** 




Fig. 6 The proposed multiplier architecture.

Where x, y, z, w are coefficients from ROM.

The result of applying the proposed architecture for block of image, and compared with Matlab program as shown in Table 3(a, b, c, e):

109	97	101	104	109	91	57
77	89	71	70	67	62	54
60	62	61	59	57	58	59
62	62	61	55	53	55	58
62	57	63	59	56	81	76
94	60	85	58	47	64	73
115	77	96	93	73	94	80
109	115	67	85	93	82	73
	77 60 62 62 94 115	77         89           60         62           62         62           62         57           94         60           115         77	77         89         71           60         62         61           62         62         61           62         57         63           94         60         85           115         77         96	77         89         71         70           60         62         61         59           62         62         61         55           62         57         63         59           94         60         85         58           115         77         96         93	77         89         71         70         67           60         62         61         59         57           62         62         61         55         53           62         57         63         59         56           94         60         85         58         47           115         77         96         93         73	77         89         71         70         67         62           60         62         61         59         57         58           62         62         61         55         53         55           62         57         63         59         56         81           94         60         85         58         47         64           115         77         96         93         73         94

Ta	ble 3:	: The	oretic	al a	nd P	rop	osed D	OCT ai	chitect	ure Co	ompar	ison
97	101	104	109	91	57		597	35.58	-1.17	-5.12	-15.2	-4.31

( a )8x8 block of image data							
600	36	-1	-6	-16	-5	-20	-2
-18	9	-15	21	6	14	17	2
100	30	-19	19	-25	-10	7	6
31	1	-1	3	10	5	-24	-15
18	-7	-5	11	-16	0	14	8
20	1	-11	7	5	-3	-17	-10
-5	6	3	2	1	-1	5	-6
13	-20	1	8	0	3	-7	3
( )	(a) DCT as affiniants regults from using						

-17.2	8.61	-14.64	20.56	6.25	14.25	17.4	2.37
99.47	29.91	-18.89	18.94	-24.6	-9.69	6.75	6.47
30.96	0.63	-1.16	2.79	10.07	5.31	-24.9	-15.4
18.5	-6.7	-4.47	11.6	-15.7	0.05	14.02	7.98
19.59	0.68	-10.3	6.88	5.01	-3.58	-17.0	-10.4
-5.48	6.03	3.50	1.69	1.27	-0.9	5.14	-6.26
13.29	20	0.53	8.29	0.14	3.33	-7.51	3.67
(b)D0	CT coeffi	cients calo	culated b	y Matlab			
0.005	0.011	0.14	0.17	0.05	0.16	0.01	025.
0.045	0.045	0.02	0.02	0.04	0.01	0.02	0.15
0.005	0.003	0.005	0.003	0.017	0.03	0.03	0.07
0.001	0.5	0.13	0.07	0.006	0.2	0.03	0.02
0.02	0.04	0.3	0.05	0.01	0.05	0.001	0.02
0.02	0.3	0.06	0.01	0.01	0.16	0	0.03

-5.12 -15.2 -4.31

-19.8

-1.60

(c) DCT coefficients results from using



(e) %error matrix proposed architecture

0.21

0.4

0.1

0.03

0.09

0.14

0.01

0.11

0.02

0.06

0.087

0.02

0.004

0

0.041

0.1

The proposed and the conventional multiplierless DCT architectures are implemented on a Spartan3-E Xilinx FPGA. Synthesis results for multiplierless DCT/IDCT architecture are included in Table 4.

No. of Slices	1443 out of 4656 31%
No. of Slice Flip Flops	1396 out of 9312 15%
No. of 4 input LUTs	2398 out of 9312 25%
No. of bonded IOBs	28 out of 232 12%
Number of GCLKs	1 out of 24 4%
Maximum Frequency	82.8MHZ

 Table 4: Spartan3-E
 utilization summary for multiplierless 2-D DCT/IDCT

architecture.

# 4.2.1 Multiplierless DCT Architectures Comparison

Byoung-II Kim and Sotirios G. Ziavras paper verify an overall recent comparison for the  $8 \times 1$  DCT involves the required adders and the performance of the proposed architectures as compared to previous multiplierless DCT architectures. All architectures are pipelined; the number of NEDA accumulation cycles depends on the precision of the cosine coefficients. The proposed architecture reduces the arithmetic operations by 58.9% compared to the conventional CMM as illustrated in table 5..

Table 5: The Performance of various m	nultiplierless DCT architectures.
---------------------------------------	-----------------------------------

Reference	[1]in[13]	[2] in[13]	[3] in[13]	[4] in[13]	[13]	Proposed	Proposed
Dimension(8*1)	1-D	1-D	1-D	1-D	1-D	1-D	2-D(8*8)
Total adders	51	43	104	69	56	23	46
Latency(Cycles)	13	12	10	6	10	14for DCT 17 for IDCT	94for DCT 101 forIDCT
Throughput Samples/cycles)	8/13	8-8	8/1	8/1	8/1	8/8	8/8
# add operations	147	85-64	104	69	56	23	46
Туре	NEDA	NEDA	CORDIC	intDCT	СММ	Hybrid	Hybrid
Function	DCT	DCT	DCT	DCT	DCT	DCT/IDCT	DCT/IDCT

### 4.2.2 Implementation and Results

Byoung-Il Kim and Sotirios G. Ziavras implemented the conventional multiplierless DCT architectures NEDA, CORDIC and CMM on the Xilinx XC2VP50 FPGA. To compare the proposed architecture we implement on virtexII pro XC2VP50 using Xtreme DSP



No.4

development kit . The required area of the proposed design using Block RAM to store the intermediate result without the companding scheme is shown in Table 6; the area was measured in number of slices.

Table 6 : Synthesis Result for	the Proposed architecture and the conventional NEDA,
<b>CORDIC and CMM</b>	(unit: # Slices).

Туре	NEDA	CORDIC	CMM	Proposed
1-D DCT	1031	780	531	430
<b>2-D DCT</b>	1447	951	697	860
Total	2478	1731	1228	1290
Percentage	100%	69%	49.5%	52%

#### **5.**Conclusions

This paper proposed a low-power DCT architecture for image/video coders. Power reduction was realized by minimizing the number of arithmetic operations In order to minimize the operations, the 1-D DCT was decomposed into 4-sub adder unit . The total required number of operations for the 8x1 DCT was 23; it represents a reduction of 41.1% compared to the conventional CMM. An adaptive companding scheme was proposed to effectively reduce the arithmetic unit. The result showed that the proposed 2-D DCT/IDCT architecture is conform with real time video and image compression. The proposed architecture is expected to be useful in mobile multimedia applications due to minimize arithmetic units as compared with CMM architecture. It is very suitable for low-complexity and multi-purpose Video CODECs.

#### **References:**

[1] M. P. Leong and Philip H. W. Leong, "A Variable-Radix Digit-Serial Design Methodology and its Application to the Discrete Cosine Transform", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, VOL. 11, NO. 1, February 2003.

[2] Clay Gloster, Jr., Wanda Gay, Michaela Amoo, and Mohamed Chouikha, "Optimizing the Design of a Configurable Digital Signal Processor for Accelerated Execution of the 2-D Discrete Cosine Transform", Proceedings of the 39th Hawaii International Conference on System Sciences – 2006.

[3] Cai Ken, Liang Xiaoying, Liu Chuanju, "SOPC based flexible architecture for JPEG enconder", Proceedings of 2009 4th International Conference on Computer Science & Education, 2009.

[4] Thuyen Le and Manfred Glesner," Flexible Architectures for DCT of Variable-Length Targeting Shape-Adaptive Transform", IEEE Transactions on Circuits and Systems For Video Technology, VOL. 10, NO. 8, December 2000.

[5] Liu Yuejun, Su Jing and Liu Feng ," Research on Information Hiding System based on DCT Domain", 2010 Second International Conference on Computer Modeling and Simulation, 978-0-7695-3941-6/10 IEEE, DOI10.1109/ICCMS.2010.342, 2010.

[6] Jie Liang and Trac D.Tran," Fast Multiplierless Approximation of the DCT with the Lifting Scheme", IEEE Transaction on Signal Processing ,Submitted; FEB. 2001. [7] Nathaniel August and Dong Sam Ha, "On The Low-Power Design Of DCT and IDCT For Low Bit-Rate Video Codecs", Arlington, Virginia, Int. ASIC/SOC Conference,pp. 203-207, September 2001.



[8] Clay Gloster, Jr., Wanda Gay, Michaela Amoo, and Mohamed Chouikha," Optimizing the Design of a Configurable Digital Signal Processor for Accelerated Execution of the 2-D Discrete Cosine Transform", Proceedings of the 39th Hawaii International Conference on System Sciences – 2006.

[9] Tian-Sheuan Chang, Student Member, IEEE, Chin-Sheng Kung, and Chein-Wei Jen, Member, IEEE." A Simple Processor Core Design for DCT/IDCT", IEEE Transactions on Circuits and Systems for Video Technology, VOL. 10, NO. 3, April 2000.

[10] James Rosenthal, "JPEG Image Compression Using an FPGA", M.Sc. thesis, University of California, December 2006.

[11] Rajesh Kannan Megalingam, Venkat Krishnan B., Vineeth Sarma V., Mithun M., Rahul Srikumar, "Hardware Implementation of Low Power, High Speed DCT/IDCT Based Digital Image Watermarking", International Conference on Computer Technology and Development.2009.

[12] Jian Huang and Jooheung Lee ," A Self-Reconfigurable Platform for Scalable DCT Computation using Compressed Partial Bitstreams and BlockRAM Prefetching", IEEE Computer Society Annual Symposium on VLSI, 2009.

[13] Byoung-Il Kim and Sotirios G. Ziavras, "Low-Power Multiplierless DCT for Image/Video Coders", The 13th IEEE International Symposium on Consumer Electronics (ISCE2009).

[14] Yung-Pin Lee, Student Member, IEEE, Thou-Ho Chen, Liang-Gee Chen, Senior Member, IEEE, Mei-Juan Chen, Student Member, IEEE, and Chung-Wei Ku, Student Member, IEEE," A Cost-Effective Architecture for 8x8 Two-Dimensional DCT/IDCT Using Direct Method", IEEE Transactions on Circuits and Systems for Video Technology, VOL. 7, NO. 3, June 1997.

[15] Ramkrishna Swamy, Maziyar Khorasani, Yongjie Liu, Duncan Elliott and Stephen Bates," A Fast, Pipelined Implementation of A Two-Dimensional Inverse Discrete Cosine Transform", 0-7803-8886-0/05/\$20.00IEEE, CCECE/CCGEI, Saskatoon, May 2005.

The work was carried out at the college of Engineering. University of Mosul

